Verification Engineer - Intermediate (US)
Longmont, CO 80501
Essential skills: • Must be fluent in the synthesizable constructs of SystemVerilog; should be able to design a basic module without any trouble • Must be competent in class-based verification techniques using SystemVerilog; UVM experience …